

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 971 416 A1

(12)

# EUROPEAN PATENT APPLICATION

published in accordance with Art. 158(3) EPC

(43) Date of publication:  
12.01.2000 Bulletin 2000/02

(51) Int. Cl.<sup>7</sup>: H01L 27/115, H01L 21/8247,  
H01L 27/10, H01L 29/788,  
H01L 29/792

(21) Application number: 99901180.2

(22) Date of filing: 26.01.1999

(86) International application number:  
PCT/JP99/00313

(87) International publication number:  
WO 99/38213 (29.07.1999 Gazette 1999/30)

(84) Designated Contracting States:  
DE FR GB

(30) Priority: 26.01.1998 JP 2774798  
28.10.1998 JP 32137798

(71) Applicant: Sony Corporation  
Tokyo 141-0001 (JP)

(72) Inventors:  
• GOSAIN, Dharam, Pal  
Sony Corporation  
Tokyo 141-0001 (JP)  
• NOMOTO, Kazumasa  
Sony Corporation  
Tokyo 141-0001 (JP)  
• WESTWATER, Jonathan  
Sony Corporation  
Tokyo 141-0001 (JP)

• NAKAGOE, Miyako  
Sony Corporation  
Tokyo 141-0001 (JP)  
• USUI, Setsuo  
Sony Corporation  
Tokyo 141-0001 (JP)  
• NOGUCHI, Takashi  
Sony Corporation  
Tokyo 141-0001 (JP)  
• MORI, Yoshitumi  
Sony Corporation  
Tokyo 141-0001 (JP)

(74) Representative:  
MÜLLER & HOFFMANN Patentanwälte  
Innere Wiener Strasse 17  
81667 München (DE)

## (54) MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME, AND INTEGRATED CIRCUIT AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE

(57) While a storage region 15 is comprised of many dispersed particulates (dots) (15a), the surface density of the particulates (15a) is set to be higher than that of structural holes (pin holes) produced in a tunnel insulating film (14a), or the number of the particulates (15a) in the storage region (15) is set to five or more. While a conduction region (13c) is formed by a polysilicon layer (13) having a surface roughness of 0.1 nm to 100 nm, the number of the particulates (15a) in the storage region (15) is set to be larger than the number of crystal grains in the conduction region (13c). Even when a defect such as a pin hole occurs in the tunnel insulating film (14a) and charges stored in a part of the particulates are leaked, the charges stored in the particulates formed in a region where no defect occurs are not leaked. Thus, information can be held for a long time.




FIG. 1

EP 0 971 416 A1

## Description

### Technical Field

[0001] The present invention relates to a memory device for holding information by storing charges moved from a conduction region into a storage region and a method of manufacturing the memory device, and a method of manufacturing an integrated circuit and a semiconductor device in which memory device are integrated. More particularly, the invention relates to a memory device in which a storage region comprises a plurality of particulates (quantum dots), a method of manufacturing the memory device, and a method of manufacturing an integrated circuit and a semiconductor device.

### Background Art

[0002] In a non-volatile memory typified by an EEPROM (Electric Erasable-Programmable Read Only Memory), a storage region is formed on a conduction region formed on the surface of a single crystal silicon substrate with an insulating film in between. Charges moved from the conduction region by tunneling the insulating film are stored into the storage region, thereby information is held in a non-volatile memory. Hitherto, the storage region is formed by using a two-dimensionally spread continuous semiconductor film. In a conventional non-volatile memory, in order to hold charges stored in the storage region for a long time, a thermal oxide film made of silicon having excellent insulating properties is used as an insulating film between the conduction region and the storage region. The thermal oxide film is prepared by heating a single crystal silicon substrate to 800 to 1000 °C in an oxygen atmosphere. The silicon substrate is not deformed nor melt around this temperature. Since the thermal oxide film formed on the single crystal silicon substrate has excellent insulating properties, charges are not leaked from the two-dimensionally continued storage region and are stably held.

[0003] As described above, in the conventional memory device, in case of using the thermal oxide film as an insulating film between the conduction region and the storage region, the substrate has to be heated to a high temperature of 800 to 1000 °C. When the substrate is made of glass or plastic material instead of single crystal silicon, however, such high-temperature heat treatment cannot be performed. For example, the temperature at which a glass substrate is deformed is 500 °C. The temperature at which a plastic substrate is deformed is at most 200 °C even when the substrate is made of a heat resistant material. When the substrate is made of glass or plastic, therefore, the insulating film between the conduction region and the storage region has to be prepared in low-temperature conditions of 500 °C or lower.

[0004] When the oxide film is prepared at a low temperature of 500 °C or lower, however, defects, or a number of structural holes (pin holes) occur in the oxide film. These pin holes let the charges stored in the two-dimensionally spread storage region to be leaked to the conduction region in a short time and cause a problem that information cannot be held for a long time.

[0005] On the other hand, although an oxide film such as a silicon oxide film ( $\text{SiO}_2$ ) on the silicon substrate is resistant to heat of high temperature, the conduction region on the oxide film is made of polysilicon and the surface of polysilicon is rough. Due to the roughness of the polysilicon, concentration of an electric field occurs in the insulating film provided on the polysilicon, which causes a problem that the charges in the two-dimensionally continued storage region are also leaked from the position where concentration of an electric field occurs.

### Disclosure of Invention

[0006] The invention has been achieved in view of the above problems and its object is to provide a memory device which can be fabricated at a low temperature on a substrate made of glass or plastic and can hold information for a long time and a method of manufacturing the memory device, and a method of manufacturing an integrated circuit and a semiconductor device.

[0007] According to the invention, there is provided a memory device comprising: a conduction region made of a semiconductor; a first impurity region provided adjacent to the conduction region; a second impurity region provided apart from the first impurity region and adjacent to the conduction region; a storage region comprised of a plurality of dispersed particulates, for storing charges moved from the conduction region; a tunnel insulating film provided between the storage region and the conduction region, through which charges can pass; a control electrode for controlling each of a charge quantity of the storage region and conductivity of the conduction region; and a control insulating film provided between the control electrode and the storage region, wherein that of the particulates in the storage region is higher than that of structural holes (pin holes) produced in the tunnel insulating film.

[0008] According to the invention, there is provided another memory device comprising: a conduction region made of a semiconductor; a first impurity region provided adjacent to the conduction region; a second impurity region provided apart from the first impurity region and adjacent to the conduction region; a storage region comprised of a plurality of dispersed particulates, for storing charges moved from the conduction region; a tunnel insulating film provided between the storage region and the conduction region, through which charges can pass; a control electrode for controlling each of a charge quantity of the storage region and conductivity of the conduction region; and a control insulating film provided between the control electrode and the storage region, wherein that of the particulates in the storage region is higher than that of structural holes (pin holes) produced in the tunnel insulating film.

ing film provided between the control electrode and the storage region, wherein the number of the particulates in the storage region is five or more.

[0009] According to the invention, there is provided further another memory device comprising: a conduction region made of a semiconductor; a first impurity region provided adjacent to the conduction region; a second impurity region provided apart from the first impurity region and adjacent to the conduction region; a storage region comprised of a plurality of dispersed particulates, for storing charges moved from the conduction region; a tunnel insulating film provided between the storage region and the conduction region, through which charges can pass; a control electrode for controlling each of a charge amount of the storage region and conductivity of the conduction region for memory; and a control insulating film provided between the control electrode and the storage region, wherein the conduction region is formed by a polysilicon film having a surface roughness of 0.1 nm to 100 nm and the number of particulates in the storage region is larger than that of crystal grains in the conduction region.

[0010] According to the invention, there is provided an integrated circuit comprising a plurality of memory device, wherein each of the memory device comprises: a conduction region made of a semiconductor; a source region provided adjacent to the conduction region; a drain region provided apart from the source region and adjacent to the conduction region; a storage region comprised of a plurality of dispersed particulates, for storing charges moved from the conduction region; a tunnel insulating film which is provided between the storage region and the conduction region, through which charges can pass; a control electrode for controlling a charge quantity of the storage region and the conductivity of the conduction region; and a control insulating film provided between the control electrode and the storage region; and has the structure such that the surface density of the particulates in the storage region is higher than that of structural holes (pin holes) produced in the tunnel insulating film, the control electrode of each of the memory device is connected to a word line, and a source-drain path of each memory device is connected between a bit line and a source line.

[0011] A method of manufacturing a memory device according to the invention comprises: a step of forming a conduction region by a semiconductor film on a substrate made of an insulating material; a step of forming a tunnel insulating film on the conduction region; a step of forming a storage region comprised of a plurality of particulates dispersed on the tunnel insulating film, with the surface density of the particulates being higher than that of structural holes (pin holes) in the tunnel insulating film; a step of forming a control insulating film on the storage region; a step of forming a control electrode on the control insulating film; and a step of forming a first impurity region adjacent to the conduction region, and a second impurity region apart from the first impurity

region and adjacent to the conduction region.

[0012] Another method of manufacturing a memory device according to the invention comprises: a step of forming a conduction region made by a semiconductor film on a substrate made of an insulating material; a step of forming a tunnel insulating film on the conduction region; a step of forming a storage region having five or more particulates dispersed on the tunnel insulating film; a step of forming a control insulating film on the storage region; a step of forming a control electrode on the control insulating film; and a step of forming a first impurity region adjacent to the conduction region and a second impurity region apart from the first impurity region and adjacent to the conduction region.

[0013] Further another method of manufacturing a memory device according to the invention comprises: a step of forming a conduction region, made by a polysilicon film whose surface roughness is 0.1 nm to 100 nm, on a substrate made of an insulating material; a step of forming a tunnel insulating film on the conduction region; a step of forming a storage region having dispersed particulates, the number of which is larger than the number of crystal grains in the conduction region, on the tunnel insulating film; a step of forming a control insulating film on the storage region; a step of forming a control electrode on the control insulating film; and a step of forming a first impurity region adjacent to the conduction region and a second impurity region apart from the first impurity region and adjacent to the conduction region.

[0014] Further another method of manufacturing a memory device, according to the invention, comprises: a step of forming a control electrode on a substrate made of an insulating material; a step of forming a control insulating film on the control electrode; a step of forming a storage region comprised of a plurality of dispersed particulates on the control insulating film, with the surface density of the particulates being higher than that of structural holes (pin holes) in the tunnel insulating film; a step of forming a tunnel insulating film on the storage region; a step of forming a conduction region made of a semiconductor on the tunnel insulating film; and a step of forming a first impurity region adjacent to the conduction region and a second impurity region apart from the first impurity region and adjacent to the conduction region.

[0015] Further another method of manufacturing a memory device according to the invention comprises: a step of forming a control electrode on a substrate made of an insulating material; a step of forming a control insulating film on the control electrode; a step of forming a storage region comprised of five or more dispersed particulates on the control insulating film; a step of forming a tunnel insulating film on the storage region; a step of forming a conduction region made of a semiconductor on the tunnel insulating film; and a step of forming a first impurity region adjacent to the conduction region and a second impurity region apart from the first impu-

rity region and adjacent to the conduction region.

[0016] Further another method of manufacturing a memory device according to the invention comprises: a step of forming a control electrode on a substrate made of an insulating material; a step of forming a control insulating film on the control electrode; a step of forming a storage region comprised of a plurality of dispersed particulates on the control insulating film; a step of forming a tunnel insulating film on the storage region; a step of forming a conduction region made of a semiconductor on the tunnel insulating film; and a step of forming a first impurity region adjacent to the conduction region and a second impurity region apart from the first impurity region and adjacent to the conduction region, wherein the conduction region is formed by a polysilicon film having the surface roughness of 0.1 nm to 100 nm and the number of particulates in the storage region is set to be larger than the number of crystal grains in the conduction region.

[0017] A method of manufacturing a semiconductor device according to the invention comprises: a step of forming a semiconductor film on a substrate and, after that, forming a film for forming a storage region of a non-stoichiometric composition, excessively containing a semiconductor element, on the semiconductor film; and a step of forming a storage region by dispersing the particulates of a semiconductor in the film for forming a storage region by performing heat treatment. The "non-stoichiometric composition" denotes a composition having a ratio of components out of the stoichiometric composition. In the invention, it denotes a case where a ratio of components is out of the range of the stoichiometric composition so as to contain an excessive semiconductor. The size of each of the particulates constructing the storage region lies within the range from 1 nm to 10 nm. As an example, silicon (Si), germanium (Ge), and the like can be used.

[0018] In the memory device and its manufacturing method according to the invention, either a construction such that the surface density of the particulates in the storage region is higher than that of structural holes (pin holes) produced in the tunnel insulating film, a construction that the number of particulates in the storage region is five or more, or a construction that the conduction region is formed by a polysilicon film whose surface roughness is 0.1 nm to 100 nm, is used, and the number of particulates in the storage region is larger than the number of crystal grains in the conduction region. Consequently, even when charges stored in a part of particulates are leaked due to a defect such as a pin hole occurred in the tunnel insulating film, charges stored in the particulates formed in the region where no defect occurs are not leaked. Thus, information is stored for a long time.

[0019] In the method of manufacturing the semiconductor device according to the invention, by performing heat treatment such as irradiation of an energy beam to the film for forming a storage region of a nonstoichio-

metric composition containing a semiconductor excessively, the particulates in the semiconductor are dispersed in the film for forming a storage region, and a storage region is thus formed.

## Brief Description of Drawings

[0020]

Fig. 1 is a cross section showing the structure of a memory device according to a first embodiment of the invention.

Fig. 2 is a cross section showing the structure of a memory device according to a second embodiment of the invention.

Fig. 3 is a circuit diagram for explaining an example of a first method of integrating memory device of the invention.

Fig. 4 is a circuit diagram for explaining another example of the first method of integrating memory device of the invention.

Fig. 5 is a circuit diagram for explaining a second method of integrating memory device of the invention.

Figs. 6A and 6B are cross section and plan view for explaining a first method of manufacturing the memory device according to the first embodiment.

Figs. 7A and 7B are cross section and plan view for explaining a process following Figs. 6A and 6B.

Figs. 8A and 8B are cross section and plan view for explaining a process following Figs. 7A and 7B.

Figs. 9A and 9B are cross section and plan view for explaining a process following Figs. 8A and 8B.

Figs. 10A and 10B are cross section and plan view for explaining a process following Figs. 9A and 9B.

Figs. 11A and 11B are cross section and plan view for explaining a second method of manufacturing the memory device according to the first embodiment of the invention.

Figs. 12A and 12B are cross section and plan view for explaining a process following Figs. 11A and 11B.

Figs. 13A and 13B are cross section and plan view for explaining a process following Figs. 12A and 12B.

Figs. 14A and 14B are cross section and plan view for explaining a process following Figs. 13A and 13B.

Fig. 15 is a characteristics diagram showing the relation between a gate voltage and a drain current of the memory device according to the first embodiment.

Figs. 16A and 16B are cross section and plan view for explaining a third method of manufacturing the memory device according to the first embodiment.

Figs. 17A and 17B are cross section and plan view for explaining a process following Figs. 16A and 16B.

Figs. 18A and 18B are cross section and plan view for explaining a process following Figs. 17A and 17B.

Figs. 19A and 19B are cross section and plan view for explaining a process following Figs. 18A and 18B.

Figs. 20A and 20B are cross section and plan view for explaining a process following Figs. 19A and 19B.

Figs. 21A and 21B are cross section and plan view for explaining a process of manufacturing the memory device according to a second embodiment of the invention.

Figs. 22A and 22B are cross section and plan view for explaining a process following Figs. 21A and 21B.

Figs. 23A and 23B are cross section and plan view for explaining a process following Figs. 22A and 22B.

Figs. 24A and 24B are cross section and plan view for explaining a process following Figs. 23A and 23B.

Figs. 25A and 25B are cross section and plan view for explaining a process following Figs. 24A and 24B.

Fig. 26 is a plan view showing the structure of a memory unit according to a third embodiment of the invention.

Fig. 27 is a cross section taken along the line  $\eta$ - $\eta$  of Fig. 26.

Fig. 28 is a cross section of a memory unit according to a fourth embodiment of the invention.

Fig. 29 is a plan view showing the structure of a memory unit according to a fifth embodiment of the invention.

Fig. 30 is a cross section taken along the line  $\kappa$ - $\kappa$  of Fig. 29.

Fig. 31 is a cross section of a memory unit having bottom-gate structured elements.

Fig. 32 is a plan view showing the structure of a memory unit according to a sixth embodiment of the invention.

Fig. 33 is a cross section taken along the line I-I of Fig. 32.

Fig. 34 is a cross section of a memory unit having bottom-gate structured elements.

Fig. 35 is a cross section for explaining a process of manufacturing a memory unit according to a seventh embodiment of the invention.

Fig. 36 is a cross section for explaining a process following Fig. 35.

Fig. 37 is a cross section for explaining a process following Fig. 36.

Fig. 38 is a cross section for explaining a process following Fig. 37.

Fig. 39 is a cross section for explaining a process following Fig. 38.

Fig. 40 is a cross section for explaining a process of

manufacturing a memory unit according to an eighth embodiment of the invention.

Fig. 41 is a cross section for explaining a process following Fig. 40.

Fig. 42 is a cross section for explaining a process following Fig. 41.

Fig. 43 is a cross section for explaining a process following Fig. 42.

Fig. 44 is a cross section for explaining a process following Fig. 43.

Fig. 45 is a cross section for explaining a process following Fig. 44.

Fig. 46 is a cross section for explaining a process of manufacturing a memory unit according to a ninth embodiment of the invention.

Fig. 47 is a cross section for explaining a process following Fig. 46.

Fig. 48 is a cross section for explaining a process following Fig. 47.

Fig. 49 is a cross section for explaining a process following Fig. 48.

Fig. 50 is a cross section for explaining a process following Fig. 49.

Fig. 51 is a cross section for explaining a process following Fig. 50.

Fig. 52 is a cross section for explaining a process following Fig. 51.

Figs. 53A to 53C are cross sections of respective processes for explaining an experiment of the invention.

Fig. 54 is an SEM photograph for explaining a state of the formation of silicon dots (particulates).

Figs. 55A to 55D are cross sections of respective processes for explaining a process of manufacturing a silicon dot memory.

Figs. 56A and 56B are cross sections of respective processes following Fig. 55D.

#### Best Modes for carrying out the Invention

[0021] Embodiments of the invention will be described in detail hereinbelow with reference to the drawings.

#### [First Embodiment]

[0022] Fig. 1 shows a basic structure of a memory device according to a first embodiment of the invention. In the following, a case where electrons are used as charges will be described as an example. When holes are used as charges, the following description is the same as the case except that the sign of a potential is to be reversed.

[0023] The memory device according to the embodiment has a structure comprising a conduction region 13c and a first impurity region 13a and a second impurity region 13b adjacently formed on both sides of the conduction region 13c configured on a buffer layer 12 formed on a substrate 11 made of a non-silicon material

such as quartz, glass, or plastic and so on. The buffer layer 12 is comprised of an insulating film made of  $\text{SiO}_2$  or  $\text{Si}_3\text{N}_4$ , and so on.

[0024] Each of the first impurity region 13a, the second impurity region 13b, and the conduction region 13c is comprised of, for example, a polysilicon layer 13 having a thickness of about tens of nm. Each of the first and second impurity regions 13a and 13b is formed by adding a Group V element such as phosphorus (P) as an n-type impurity, or a Group III element such as boron (B) as a p-type impurity to the polysilicon layer 13. Each of the first impurity region 13a and the second impurity region 13b and the conduction region 13c can be made of any semiconductor (non-single crystal semiconductor) except single crystal semiconductor. It can be made of, for example, amorphous  $\text{Si}_x\text{Ge}_{1-x}$  ( $0 \leq x \leq 1$ ) or polycrystal  $\text{Si}_x\text{Ge}_{1-x}$  ( $0 \leq x \leq 1$ ).

[0025] An insulating film 14 is provided in a corresponding position right on the conduction region 13c. The insulating film 14 consists of a tunnel insulating film 14a and a control insulating film 14b stacked on the tunnel insulating film 14a. Each of the tunnel insulating film 14a and the control insulating film 14b is made of  $\text{SiO}_2$ ,  $\text{Si}_3\text{N}_4$ ,  $\text{SiN}_x\text{O}_y$  ( $k, l \neq 0$ ), or the like. Between the tunnel insulating film 14a and the control insulating film 14b, a storage region 15 is provided to hold charges (electrons in this case). The thickness of the tunnel insulating film 14a is provided in a size (for example, less than 5 nm) that electrons can pass through the tunnel insulating film 14a into the storage region 15 by a quantum-mechanical tunnel effect.

[0026] The storage region 15 is comprised of more than one particulates (quantum dots) 15a discretely disposed. The particulates 15a is formed of semiconductor particulates made of  $\text{Si}_y\text{Ge}_{1-y}$  ( $0 \leq y \leq 1$ ),  $\text{SiFe}_2$ , Group II-VI compound, Group III-V compound, or the like, metal particulates made of Au, Sb, Sn, or the like, or insulator particulates made of  $\text{SiN}_2$  ( $z \neq 0$ ) or the like.

[0027] In the storage region 15 of the embodiment, the number of particulates 15a (surface density) is larger than that (surface density) of structural holes (pin holes) opened in the tunnel insulating film 14a during the manufacturing process and is, specifically, five or more. Usually, the surface of the polysilicon layer 13 is rough. In the embodiment, it is preferable that the roughness is within the range from 0.1 nm to 100 nm and that the number of particulates 15a in the storage region 15 is larger than the number of crystal grains in the conduction region 13c.

[0028] On the insulating film 14, that is, in the position opposite to the conduction region 13c positioning the storage region 15 in the middle, a control electrode 16 is formed. The control electrode 16 is formed by a low-resistant polysilicon layer in which a metal such as aluminum (Al) or an impurity is doped. By the control electrode 16, an electric field is applied between the conduction region 13c and the storage region 15, controlling the conductivity of the conduction region 13c

and the number of electrons in the storage region 15. The thickness of the control insulating film 14b between the control electrode 16 and the storage region 15 is provided in a size (for example 50 nm or thicker) that the electrons cannot pass through the control insulating film 14b by the quantum-mechanical tunnel effect.

[0029] The operation of the memory device having such a structure, that is, methods of writing and erasing information (data) and methods of holding and reading information will be described. In the description, it is assumed that the first impurity region 13a is connected to the ground (potential = 0V).

[0030] In the memory device, when the first and second impurity regions 13a and 13b are of the n-type, the potential applied to the second impurity region 13b is set to the same (0V) as that applied to the first impurity region 13a or a potential (for example, 10V) higher than the potential applied to the first impurity region 13a is applied, and a potential (for example, 20V) higher than that applied to the first impurity region 13a is applied to the control electrode 16. Consequently, charges (electrons) in the conduction region 13c pass through the tunnel insulating film 14a, placed between the conduction region and the storage region, by the quantum-mechanical tunnel effect and are stored in more than one particulates 15a dispersed in the storage region 15. In such a manner, information is written.

[0031] When the first and second impurity regions 13a and 13b are of the p-type, the potential to the second impurity region 13b is set to the same (0V) as that applied to the first impurity region 13a or a potential (for example, -10V) lower than that applied to the first impurity region 13a is applied, and a potential (for example, -20V) lower than that applied to the first impurity region 13a is applied to the control electrode 16. Consequently, charges (holes) in the conduction region 13c pass through the tunnel insulating film 14a, provided between the conduction region and the storage region, by the quantum-mechanical tunnel effect and are stored in more than one particulates 15a dispersed in the storage region 15. In such a manner, information is written. The information written as mentioned above is held by setting the potential to all of the electrodes to the same or keeping them in a floating state.

[0032] Since the storage region 15 is comprised of the five or more dispersed particulates 15a in the memory device of the embodiment as described above, even when charges stored in some of the particulates 15a are leaked due to a structural defect occurring in the tunnel insulating film 14a, the charges stored in the particulates 15a formed in the region without any defect in the tunnel insulating film 14a are not leaked. In the embodiment, therefore, the information stored in the storage region 15 can be held for a long time. This is similarly applied to a case where the roughness of the surface of the polysilicon layer 13 is within the range from 0.1 nm to 100 nm and the number of particulates 15a in the storage region 15 is larger than that of crystal

grains in the conduction region 13c. That is, even when the electric field concentrates on the rough part of the polysilicon layer 13, since the particulates 15a also exist in the other region, the charges are not leaked and can be held for a long time. In the embodiment, therefore, the tunnel insulating film can be formed by a low-temperature process, enabling the usage of an inexpensive material such as glass or plastic as the substrate.

[0033] The written information is erased in such a manner that, when the first and second impurity regions 13a and 13b are of the n-type, while the potential applied to the second impurity region 13b is set to the same as that applied to the first impurity region 13a, a potential (for example, -20V) lower than that applied to the first impurity region 13a is applied to the control electrode 16, thereby making the charges (electrons) held in the storage region 15 move into the conduction region 13c passing through the tunnel insulating film 14a provided between the conduction region and the storage region.

[0034] When the first and second impurity regions 13a and 13b are of p-type semiconductors, the potential applied to the second impurity region 13b is set to the same as that applied to the first impurity region 13a and a potential (for example, 20V) higher than that applied to the first impurity region 13a is applied to the control electrode 16. By the operation, the charges (holes) held in the particulates 15a in the storage region 15 the conduction region 13c, passing through the tunnel insulating film 14a provided between the conduction region and the storage region move into, thereby making the information erased.

[0035] Further, the written information is read out by measuring the conductivity of the conduction region 13c with respect to the potential of the control electrode 16 or the current value detecting a change in charge amount in the storage region 15.

#### (Second Embodiment)

[0036] Fig. 2 shows the structure of a memory device according to a second embodiment of the invention. In a memory device 20, a control electrode 26 is provided on a substrate 21 made of, for example, quartz having a buffer layer 22 in between which is comprised of an insulating film made of  $\text{SiO}_2$ ,  $\text{Si}_3\text{N}_4$ , or the like.

[0037] An insulating film 24 is formed on the buffer layer 22 and the control electrode 26. The insulating film 24 is comprised of an control insulating film 24b and a tunnel insulating film 24a stacked on the control insulating film 24b. Between the tunnel insulating film 24a and the control insulating film 24b, a storage region 25, comprised of more than one particulates 25a discretely disposed, is provided. On the insulating film 24, a conduction region 23c is provided, with a first impurity region 23a and a second impurity region 23b. The first impurity region 23a and the second impurity region 23b are adjacent to the conduction region 23c. The first and

second impurity regions 23a and 23b and the conduction region 23c are formed a polysilicon layer 23.

[0038] Except for the fact that the memory device of the embodiment is the bottom-gate type, while the memory device of the first embodiment is what is called the top-gate type, other structures, actions (the methods of writing and erasing information, and methods of holding and reading information), and effects are substantially the same as those of the first embodiment. Their description is consequently omitted here.

[0039] Figs. 3 and 4 are circuit construction diagrams for explaining the first method of integrating the memory device. According to the first method, while a gate electrode in each memory device is connected to a word line, a source-drain path is connected between a bit line and a source line, and a plurality of memory device are arranged in parallel. Fig. 5 shows a circuit construction when the memory device are integrated by the second method. According to the second method, while the gate electrode of each memory device is connected to a word line, the source-drain path is connected between a bit line and a source line, and a plurality of memory device are arranged in series. The operations of the memory units integrated by the methods will be described hereinafter.

#### (Manufacturing Method according to the First Embodiment)

[0040] Making reference to Figs. 6A, 6B to Figs. 10A and 10B, the first method of manufacturing the memory device of the first embodiment will be described. Each of the diagrams B is a plan view and each of the diagrams A is a cross section taken along the line  $\alpha\text{-}\alpha$  of the diagram B.

#### (First Method)

[0041] As shown in Figs. 6A and 6B, the buffer layer 12 which is comprised of an  $\text{Si}_3\text{N}_4$  layer or an  $\text{SiO}_2$  layer having a thickness of, for example, about 100 nm is formed by, for example, CVD (Chemical Vapor Deposition) or sputtering on an insulating substrate such as the substrate 11 made of quartz, glass, plastic, or the like. After that, the substrate temperature is set to 600 to 700 °C and the polysilicon layer 13 having a thickness of about 10 nm is formed by, for example, CVD or sputtering. Then, device isolation is performed by etching. At this time, defects of holes (pin holes) 10 occur in the polysilicon layer 13.

[0042] Subsequently, as illustrated in Figs. 7A and 7B, by a thermal oxidation or an oxidizing method of exposing the surface of the substrate to an oxygen ionized gas, generated by introducing oxygen into an alternating current electromagnetic field, the surface of the polysilicon layer 13 (conduction region Ch1) is oxidized only by the thickness of about 10 nm, thereby making the tunnel insulating film 14a formed. Although not

shown, a plurality of holes (pin holes) occur as mentioned above in the tunnel insulating film 14a due to the holes 10 in the polysilicon layer 13.

[0043] As shown in Figs. 8A and 8B, by CVD using, a gas containing silicon atoms such as silane or disilane and a gas containing germanium atoms such as germane as materials, or sputtering using silicon, or germanium, or metal as a material,  $\text{Si}_x\text{Ge}_{1-x}$  ( $0 \leq x \leq 1$ ) is deposited on the tunnel insulating film 14, thereby forming the storage region 15 comprised of more than one particulates 15a. The number of the particulates 15a at this time is set so that the coverage factor of the surface of the tunnel insulating film 14a is smaller than 1. The number of particulates is set to 5 or larger so that the surface density is higher than that of the defects occurred in the tunnel insulating film 14a.

[0044] As shown in Figs. 9A and 9B, by CVD using a gas containing silicon atoms such as  $\text{SiH}_4$  (silane) or  $\text{Si}_2\text{H}_6$  (disilane) and a gas containing oxygen atoms such as  $\text{N}_2\text{O}$  (dinitrogen monoxide) or  $\text{O}_2$  (oxygen), or by the sputtering of silicon in an ionized gas atmosphere of a gas containing oxygen atoms such as  $\text{N}_2\text{O}$  or  $\text{O}_2$ , the control insulating film 14b having a thickness of about 100 nm is formed. Subsequently, the control electrode (gate electrode) 16 is formed by using polysilicon or a metal such as Al (aluminum), or Cu (copper), or W (tungsten) in a position opposite to the conduction region 13c (polysilicon layer 13) provided on the control insulating film 14b. After that, by using the control electrode 16 as a mask, the control insulating film 14b is selectively etched until the surface of the conduction region (polysilicon layer 13) by RIE (Reactive Ion Etching) using a mixture gas of  $\text{CF}_4$  (carbon tetrafluoride) and  $\text{H}_2$  (hydrogen).

[0045] As illustrated in Figs. 10A and 10B, ion implantation is performed by using the control electrode 16 as a mask, thereby forming the first impurity region 13a and the second impurity region 13b in the polysilicon layer 13. The ion implantation is carried out by ion implanting Group V atoms such as phosphorus (P) atoms when electrons are used as conduction charges, or by ion implanting Group III atoms such as boron (B) atoms when holes are used as conduction charges. The first impurity region 13a and the second impurity region 13b may also be formed by the polysilicon layer 13 being irradiated with an ionized gas containing the Group V atoms such as an ionized gas of  $\text{PH}_3$  when electrons are used as conduction charges, or with an ionized gas containing the group III atoms such as an ionized gas of  $\text{B}_2\text{H}_6$  when holes are used as conduction charges, with the control electrode 16 being used as a mask. After that, the element is heated by using a furnace or an excimer laser, thereby activating the implanted impurities.

[0046] After that, although not shown, a protective film made of  $\text{Si}_3\text{N}_4$  or  $\text{SiO}_2$  is formed by, for example, CVD or sputtering on the surface of the memory device formed as mentioned above.

(Second Method)

[0047] Making reference to Figs. 11A and 11B to Figs. 14A and 14B, the second method of manufacturing the memory device of the first embodiment will be described. In the diagrams, each diagram B is a plan view, and each diagram A is a cross section taken along the line  $\beta\text{-}\beta$  of diagram B.

[0048] First, as shown in Figs. 11A and 11B, the buffer layer 12 comprised of the  $\text{Si}_3\text{N}_4$  layer or the  $\text{SiO}_2$  layer having a thickness of about 100 nm is formed made of quartz or the like by CVD or sputtering on the substrate 11. Subsequently, by plasma CVD (Plasma Enhanced Chemical Vapor Deposition; PECVD) or sputtering, an amorphous silicon layer 13' having a thickness of about tens of nm is formed at a temperature at which no deformation occurs in the substrate 11, and then device isolation is performed by etching.

[0049] As shown in Figs. 12A and 12B, the surface of the amorphous silicon layer 13' is oxidized by the plasma oxidizing method, the tunnel insulating film 14a which is comprised of an  $\text{SiO}_x$  layer ( $x < 2$ ) having a thickness of tens of nm is formed on the surface of the amorphous silicon layer 13' by PECVD, and an XeCl excimer laser is irradiated by about 150 to 300  $\text{mJ}/\text{cm}^2$  to crystallize the amorphous silicon layer 13', thereby obtaining the polysilicon layer 13. At this time, excessive silicon in  $\text{SiO}_x$  is deposited forming the storage region 15 comprised of many particulates 15a. Instead of forming the tunnel insulating film 14a comprised of the  $\text{SiO}_x$  layer ( $x < 2$ ), in the same manner as the first method, the storage region 15 may be formed so that the coverage factor is smaller than 1 by CVD using, as materials, a gas containing silicon atoms such as silane or disilane and a gas containing germanium atoms such as germane or, by sputtering using silicon, or germanium, or a metal as a material.

[0050] As shown in Figs. 13A and 13B, by CVD using, a gas containing silicon atoms such as silane or disilane, and a gas containing oxygen atoms such as  $\text{N}_2\text{O}$  or  $\text{O}_2$ , or by the sputtering of silicon in an ionized gas atmosphere of a gas containing oxygen atoms such as  $\text{N}_2\text{O}$  or  $\text{O}_2$ , the control insulating film 14b having a thickness of about 100 nm is formed. Subsequently, the control electrode 16 is formed by using polysilicon or a metal such as Al, Cu, or W, in a position opposite to the conduction region 13c in the polysilicon layer 13, provided on the control insulating film 14b. After that, by using the control electrode 16 as a mask, the control insulating film 14b is selectively etched until the surface of the conduction region (polysilicon layer 13) by RIE using a mixture gas of  $\text{CF}_4$  and  $\text{H}_2$ .

[0051] As illustrated in Figs. 14A and 14B, ion implantation is performed by using the control electrode 16 as a mask, thereby forming the first impurity region 13a and the second impurity region 13b in the polysilicon layer 13. In a manner similar to the first method, the ion implantation is carried out by ion implanting Group V



atoms such as phosphorus (P) atoms when electrons are used as conduction charges, or by Group III atoms such as boron (B) atoms when holes are used as conduction charges. Alternatively, the polysilicon layer 13 is irradiated with an ionized gas containing the Group V atoms such as an ionized gas of  $\text{PH}_3$  when electrons are used as conduction charges, or with an ionized gas containing the group III atoms such as an ionized gas of  $\text{B}_2\text{H}_6$  when holes are used as conduction charges by using the control electrode 16 as a mask, thereby enabling the first and second impurity regions 13a and 13b to be formed. After that, the element is heated by using a furnace or an excimer laser, thereby activating the implanted impurities. After that, although not shown, a protective film made of  $\text{Si}_3\text{N}_4$  or  $\text{SiO}_2$  is formed by, for example, CVD or sputtering on the surface of the memory device formed as described above.

[0052] Fig. 15 shows gate voltage - drain current characteristics (memory effects) of the memory device fabricated in the embodiment. The drain voltage is 5V. The memory device is obtained in such a manner that an  $\text{SiO}_{0.5}$  layer is formed by PECVD and an XeCl excimer laser having the energy density of  $260 \text{ mJ/cm}^2$  is irradiated, thereby forming the storage region consisting of Si dots in the  $\text{SiO}_{0.5}$  layer. Subsequently, ion implantation of phosphorus (P) is carried out by  $\text{PH}_3$  plasma irradiation, thereby forming the first and second impurity regions and, further, annealing by the XeCl excimer laser ( $210 \text{ mJ/cm}^2$ ) is performed to activate the implanted impurities.

(Third Method)

[0053] Referring to Figs. 16A and 16B to Figs. 20A and 20B, a third method of manufacturing the memory device of the first embodiment will be described. In the diagrams, each diagram B is a plan view and each diagram A is a cross section taken along the line  $\gamma\text{-}\gamma$  of diagram B.

[0054] First, as shown in Figs. 16A and 16B, the buffer layer 12 comprised of the  $\text{Si}_3\text{N}_4$  layer or  $\text{SiO}_2$  layer having a thickness of about 100 nm is formed by CVD or sputtering on the substrate 11 made of quartz or the like. Subsequently, by PECVD or sputtering, an amorphous silicon layer, with which an n-type or p-type impurity is doped and which has a thickness of about tens of nm, is formed at a temperature at which no deformation occurs in the substrate 11. By etching, the amorphous silicon layer is selectively removed and the first impurity region 13a and the second impurity region 13b are formed.

[0055] As shown in Figs. 17A and 17B, the amorphous silicon layer 13' which does not contain the impurity is formed on the surface of the substrate 11 by PECVD or sputtering and, after that, the region except for the conduction region 13c and the region corresponding to the first and second impurity regions 13a and 13b is selectively etched.

[0056] As shown in Figs. 18A and 18B, the amorphous silicon layer 13' is irradiated with the XeCl excimer laser within the range of 150 to  $300 \text{ mJ/cm}^2$  so as to be crystallized, thereby obtaining the polysilicon layer 13.

[0057] As illustrated in Figs. 19A and 19B, the surface of the polysilicon layer 13 is oxidized by the plasma oxidizing method, and the tunnel insulating film 14a comprised of the  $\text{SiO}_x$  layer ( $x < 2$ ) having a thickness of tens of nm is formed by PECVD on the surface of the polysilicon layer 13 and, after that, an XeCl excimer laser is irradiated by about 150 to  $300 \text{ mJ/cm}^2$ . Consequently, excessive silicon in  $\text{SiO}_x$  is deposited forming the storage region 15 comprised of many particulates 15a. Instead of forming the  $\text{SiO}_x$  layer ( $x < 2$ ), the storage region 15 having the coverage factor smaller than 1 may be formed by CVD using, as materials, a gas containing silicon atoms such as silane or disilane and a gas containing germanium atoms such as germane, or by sputtering using silicon, germanium, or a metal as a material as in the first method.

[0058] As shown in Figs. 20A and 20B, by the chemical vapor deposition using a gas containing silicon atoms such as silane or disilane and a gas containing oxygen atoms such as  $\text{N}_2\text{O}$  or  $\text{O}_2$ , or by the sputtering of silicon in an ionized gas atmosphere of a gas containing oxygen atoms such as  $\text{N}_2\text{O}$  or  $\text{O}_2$ , the control insulating film 14b having a thickness of about 100 nm is formed. Subsequently, the control electrode 16 is formed by using polysilicon or a metal such as Al, Cu, or W in a position opposite to the conduction region 13c (polysilicon layer 13) provided on the control insulating film 14b. After that, by using the control electrode 16 as a mask, the control insulating film 14b is selectively etched until the surface of the conduction region (polysilicon layer 13) by RIE using a mixture gas of  $\text{CF}_4$  and  $\text{H}_2$ .

[0059] After that, the element is heated by using a furnace or an excimer laser, thereby activating the implanted impurities. After that, although not shown, a protective film made of  $\text{Si}_3\text{N}_4$  or  $\text{SiO}_2$  is formed on the surface of the memory device formed as mentioned above by, for example, CVD or sputtering.

[Manufacturing Method according to the Second Embodiment]

[0060] Making reference to Figs. 21A and 21B to Figs. 25A and 25B, a memory device manufacturing method of the second embodiment will be described. Each of the diagrams B is a plan view and each of the diagrams A is a cross section taken along the line  $\varepsilon\text{-}\varepsilon$  of the diagram B.

(First Method)

[0061] As shown in Figs. 21A and 21B, the buffer layer 22 comprised of an  $\text{Si}_3\text{N}_4$  layer, or an  $\text{SiO}_2$  layer, or an

SiN<sub>x</sub>O<sub>y</sub> layer (k, 1 ≠ 0) having a thickness of, for example, about 100 nm is formed on the substrate 21 made of quartz, glass or plastic by, for example, CVD or sputtering. After that, a metal film made of W (tungsten), Ta (tantalum), Mo (molybdenum), or the like is deposited by, for example, electron beam deposition and is patterned, thereby forming the control electrode 26.

[0062] Subsequently, as illustrated in Figs. 22A and 22B, by CVD or sputtering, the control insulating film 24b comprised of an SiO<sub>2</sub> layer having a thickness of about 100 nm, the tunnel insulating film 24a which is an SiO<sub>x</sub> (x < 2) layer having a thickness of about tens of nm, and an amorphous silicon layer 23' having a thickness of about tens of nm to which no impurity is added, are formed in accordance with this order.

[0063] As shown in Figs. 23A and 23B, by performing irradiation of about 150 to 300 mJ/cm<sup>2</sup> with an XeCl excimer laser, the amorphous silicon layer 23' is crystallized, thereby forming the polysilicon layer 23. At this time, excessive silicon in SiO<sub>x</sub> is deposited forming the storage region 25 comprised of many particulates 25a is formed in the tunnel insulating film 24a.

[0064] As shown in Figs. 24A and 24B, device isolation is performed by selectively removing the polysilicon layer 23 and the tunnel insulating film 24a by, for example, RIE.

[0065] As illustrated in Figs. 25A and 25B, a mask 27 made of photoresist or SiO<sub>2</sub> is formed on the polysilicon layer 23 in a region opposite to the control electrode 26. Subsequently, ion implantation is performed by using the mask 27, thereby forming the first impurity region 23a and the second impurity region 23b in the polysilicon layer 23. The ion implantation is carried out by ion implanting Group V atoms such as phosphorus (P) atoms, when electrons are used as conduction charges, or Group III atoms such as boron (B) atoms when holes are used as conduction charges. Alternatively, the first and second impurity regions 23a and 23b may be formed by the polysilicon layer 23 being irradiated with an ionized gas containing the Group V atoms such as an ionized gas of PH<sub>3</sub> when electrons are used as conduction charges, or with an ionized gas containing the group III atoms such as an ionized gas of B<sub>2</sub>H<sub>6</sub> when holes are used as conduction charges, using the mask 27. After that, the element is heated by using a furnace or an excimer Laser to activate the implanted impurities. After that, although not shown, a protective film made of Si<sub>3</sub>N<sub>4</sub> or SiO<sub>2</sub> is formed by, for example, CVD or sputtering on the surface of the memory device formed as described above.

#### [Third Embodiment]

[0066] A third embodiment of the invention will now be described making reference to Figs. 26 and 27. The embodiment shows an example of the structure of a memory unit obtained by integrating the top-gate type memory device shown in the first and the second

embodiment. Fig. 26 is a plan view of an actual device to which the invention of the circuit diagram shown in Fig. 3 is applied. Fig. 27 is a cross section taken along the line η-η of Fig. 26.

[0067] In the memory unit, each of source lines S<sub>1</sub> and S<sub>2</sub>, bit lines B<sub>1</sub> and B<sub>2</sub>, and word lines W<sub>1</sub> and W<sub>2</sub> is formed by a polysilicon layer to which metal such as Al or Cu or impurity is implanted. Although only a memory array of 2 × 2 is shown here, obviously, a general memory array is of n × m (n, m > 1). This is also similarly applied to the following embodiments.

#### [Integrating Method]

[0068] A method of integrating the memory device will now be described.

[0069] According to the first method of integrating memory device, as shown in Figs. 3 and 4, that the electrodes (G) for control of the memory device are connected to the word lines W<sub>1</sub>, W<sub>2</sub>, ... and a plurality of memory device each having a source-drain path connected between the bit line and the source line are arranged in parallel. It is sufficient to apply the potentials of the source line, bit line, and word line to the first impurity region, gate region, and the second impurity region as mentioned above, in order to write, erase, hold, and read out information with respect to each of the memory device.

[0070] According to the second method of integrating the memory device, as shown in Fig. 5, the control electrode of the memory device is connected to the word line and a plurality of memory device, in which the source-drain paths are connected between the bit line and the source line, are arranged in series. It is sufficient to apply the potentials of the source line, bit line, and word line to the first impurity region, gate region, and second impurity region of each memory device as mentioned above in order to write, erase, hold, and read out information with respect to each of the memory device.

#### [Fourth Embodiment]

[0071] Fig. 28 shows an example of the structure of a memory unit obtained by integrating bottom-gate type memory device according to the fourth embodiment of the invention. The structure in plan view is similar to that in Fig. 26. Fig. 28 corresponds to the structure in cross section taken along the line η-η of Fig. 26. The method of manufacturing each element is as described above. When the elements are integrated as well, the integrated memory unit can be easily diverted. Consequently, its specific description is omitted here.

#### [Fifth Embodiment]

[0072] Figs. 29 and 30 represent an example of the structure of a memory unit using top-gate type memory

device according to a fifth embodiment of the invention. Fig. 29 is a plan view of an actual device to which the invention of the circuit diagram of Fig. 3 is applied. Fig. 30 is a cross section taken along the line  $\kappa$ - $\kappa$  of Fig. 29. The source lines  $S_1$  and  $S_2$ , bit lines  $B_1$  and  $B_2$ , and word lines  $W_1$  and  $W_2$  are formed by a polysilicon layer to which a metal such as Al or Cu or impurity is implanted.

[0073] Fig. 31 shows an example of integrating bottom-gate type memory device according to the second embodiment.

[0074] A case of writing and erasing information and holding and reading information to/from a specific element, for example a memory device  $C_{nm}$  in Fig. 3, among the plurality of memory device of the memory unit according to the embodiment will be described specifically. In the following description, it is assumed that the concerned memory device has n-type conductivity. In case of using a memory device of p-type conductivity, it is sufficient to reverse the sign of the potential in the following description.

[0075] When writing information to the memory device  $C_{nm}$ , 0V is applied to the source line  $S_m$ , the word lines  $W_1$  to  $W_{n-1}$  except for the word line  $W_n$ , a potential  $V_p$  (for example, 10V) is applied to the word line  $W_n$ , and a potential  $V_p$  (for example, 5V) is applied to the bit line  $B_m$ . Preferably, in order to prevent information, in the other memory device around the memory device  $C_{nm}$ , from being erroneously erased, a potential of only  $V_p/2$  should be applied to the source line  $S_i$  and the bit line  $B_i$  ( $i \neq m$ ).

[0076] when erasing the information written in the memory device  $C_{nm}$ , 0V is applied to the source line  $S_m$  and the word lines except for the word line  $W_n$ , a potential of  $-V_p$  (for example, -10V) is applied to the word line  $W_n$ , and a potential  $-V_d$  (for example, -5V) is applied to the bit line  $B_m$ . At this time, in order to prevent information, in the other memory device around the memory device  $C_{nm}$ , from being erroneously written, a potential of only  $-V_p/2$  should be applied to the source line  $S_m$  and the bit lines except for the bit line  $B_m$ .

[0077] When holding the information written in the memory device  $C_{nm}$ , the potential of all of electrodes is set to the same or in a floating state.

[0078] When reading the information from the memory device  $C_{nm}$ , 0V is applied to all of the source lines and the bit lines except for the bit line  $B_m$ , 0V is applied to the word lines except for the word line  $W_n$ , a potential  $V_r$  (for example, 5V) is applied to the word line  $W_n$ , a potential  $V_d$  (for example, 5V) is applied to the bit line  $B_m$ , and a current passing the bit line  $B_m$  is measured. The writing state of the memory device  $C_{nm}$  is consequently computed and the reading of information is performed.

[Sixth Embodiment]

[0079] Figs. 32 and 32 show an example of the struc-

ture of a memory unit using top-gate type memory device according to the sixth embodiment of the invention. Fig. 32 is a plan view of an actual device to which the invention of the circuit diagram shown in Fig. 5 is applied. Fig. 33 is a cross section taken along the line I-I of Fig. 32. In the embodiment, the source line  $S_1$ , bit line  $B_1$ , and word lines  $W_1$ ,  $W_2$ ,  $W_3$ ,  $W_4$ , ...,  $W_n$  are formed by the polysilicon layer, to which a metal such as Al, Cu or impurity is implanted, as well.

[0080] Fig. 34 shows an example in which bottom-gate type memory device according to the second embodiment are integrated. In a manner similar to Fig. 33, Fig. 34 corresponds to the cross section taken along the line I-I of Fig. 32.

[0081] An operation in the case of writing and erasing information and holding and reading information with respect to a specific element, for example, a memory device  $M_{nm}$  (refer to Fig. 5) in the memory unit according to the embodiment will be described. In the following description, it is assumed that the memory device has the n-type conductivity. Description of the case of a memory device having the p-type conductivity is omitted here.

[0082] When writing information to the memory device  $M_{nm}$ , 0V is applied to all of the source lines, a potential  $V_p$  (for example, 10V) is applied to the word line  $W_m$ ,  $V_p/2$  (for example, 5V) is applied to the word lines except for the word line  $W_m$ , 0V is applied to the bit line  $B_n$ , and  $V_p/2$  (for example, 5V) is applied to bit lines in a memory device line including memory device whose gates are connected to the word line  $W_m$  except for the bit line  $B_n$ .

[0083] When erasing the information written in the memory device  $M_{nm}$ , 0V is applied to all of source lines, a potential  $-V_p$  (for example, -10V) is applied to the word line  $W_m$ ,  $V_p/2$  (for example, 5V) is applied to word lines except for the word line  $W_m$ , 0V is applied to the bit line  $B_n$ , and  $-V_p/2$  (for example, -5V) is applied to bit lines in a memory device line including memory device whose gates are connected to the word line  $W_m$  except for the bit line  $B_n$ .

[0084] In order to hold the information written in the memory device  $M_{nm}$ , the potential to all of electrodes is set to the same or in a floating state.

[0085] When reading the information, 0V is applied to all of the source lines and the bit lines except for the bit line  $B_n$ , 0V is applied to the word lines except for the word line  $W_m$ , 0V is applied to the word line  $W_n$ , a potential  $V_d$  (for example, 5V) is applied to the bit line  $B_m$ , and a current passing through the bit line  $B_m$  is measured. Thereby, the information written in the memory device  $M_{nm}$  is read out.

[Seventh Embodiment]

[0086] Referring to Figs. 35 to 39, a method of simultaneously fabricating memory device, according to the first embodiment (Fig. 1), and a peripheral circuit such

as a control circuit on the same substrate will be described.

[0087] As shown in Fig. 35, an  $\text{Si}_3\text{N}_4$  and  $\text{SiO}_2$  layers having a thickness of about 100 nm is formed as the buffer layer 12 by CVD or sputtering on the substrate 11 made of quartz, glass or plastic. After that, the amorphous silicon layer 13' of tens of nm is formed by PECVD or sputtering on the surface of the buffer layer 12 at a temperature at which no deformation occurs in the substrate, and device isolation is performed by etching.

[0088] Subsequently, as illustrated in Fig. 36, after forming the tunnel insulating film 14a by oxidizing the surface of the amorphous silicon layer 13' by the plasma oxidizing method, an  $\text{SiO}_x$  ( $x < 2$ ) layer having a thickness of tens of nm is formed on the tunnel insulating film 14a by PECVD. After that, irradiation of about 150 to 300  $\text{mJ}/\text{cm}^2$  is performed by the XeCl excimer laser. Consequently, as shown in Fig. 36, while the amorphous silicon layer 13' is crystallized and becomes the polysilicon layer 13, excessive silicon in  $\text{SiO}_x$  is deposited forming the storage region 15 comprised of many particulates 15a.

[0089] As illustrated in Fig. 37, the memory device side (left half of the diagram) is covered with a photoresist film 17, and the storage region formed on the peripheral circuit side (right half of the diagram) is selectively removed by RIE using a mixture gas of  $\text{SF}_6$  or  $\text{CF}_4$  and  $\text{H}_2$ . After that, the photoresist film 17 is removed.

[0090] As shown in Fig. 38, by CVD using a gas containing silicon atoms such as silane or disilane, and a gas containing oxygen atoms such as  $\text{N}_2\text{O}$  or  $\text{O}_2$ , or sputtering of silicon in an ionized gas atmosphere of a gas, containing oxygen atoms such as  $\text{N}_2\text{O}$  or  $\text{O}_2$ , the control insulating film 14b having a thickness of about 100 nm is formed. Subsequently, the control electrodes 16 ( $G_m$ , G) are formed on the control insulating film 14b using a polysilicon layer or a metal such as Al, Cu, or W. After that, etching is performed by RIE using a mixture gas of  $\text{CF}_4$  and  $\text{H}_2$  until the surface of the polysilicon layer 13 using the control electrodes 16 ( $G_m$ , G) as masks.

[0091] As shown in Fig. 39, using the control electrodes 16 ( $G_m$ , G) as masks, ion implantation is performed with the Group V atoms such as phosphorus when electrons are used as conduction charges, or with the Group III atoms such as boron when holes are used as conduction charges, thereby forming the first impurity regions 13a ( $S_m$ , S) and the second impurity regions 13b ( $D_m$ , D). By irradiating an ionized gas containing the Group V atoms such as  $\text{PH}_3$  when electrons are used as conduction charges, or an ionized gas containing the Group III atoms such as  $\text{B}_2\text{H}_6$  when holes are used as conduction charges, the first impurity regions 13a ( $S_m$ , S) and the second impurity regions 13b ( $D_m$ , D) are formed. After that, the elements are heated by using a furnace or an excimer laser to activate the implanted

impurities. After that, necessary wiring is carried out, and the surface of the substrate is covered with  $\text{Si}_3\text{N}_4$  or  $\text{SiO}_2$  by CVD or by sputtering, thereby forming a protective film.

[Eighth Embodiment]

[0092] Referring to Figs. 40 to 45, a method of fabricating a peripheral circuit simultaneously with memory device according to the second embodiment (Fig. 2) on the same substrate will be described.

[0093] As shown in Fig. 40, the buffer layer 22 made of  $\text{Si}_3\text{N}_4$  or  $\text{SiO}_2$  having a thickness of about 100 nm is formed on the substrate 21 made of quartz or the like by CVD or sputtering. After that, a film made of tungsten, tantalum, molybdenum, or the like is formed by electron beam deposition or sputtering and patterned, thereby forming the control electrodes 26 ( $G_m$ , G).

[0094] Subsequently, as illustrated in Fig. 41, after forming the control insulating film 24b made of  $\text{SiO}_2$  having a thickness of about 100 nm by using CVD or sputtering, an  $\text{SiO}_x$  ( $x < 2$ ) layer 27 having a thickness of tens of nm is formed.

[0095] As shown in Fig. 42, the memory device side (left side in the diagram) is covered with a photoresist film 28, and the  $\text{SiO}_x$  layer 27 formed on the peripheral circuit side (right side in the diagram) is selectively etched by RIE, using a mixture gas of  $\text{SF}_6$  or  $\text{CF}_4$  and  $\text{H}_2$ . After that, the photoresist film 28 is removed.

[0096] As shown in Fig. 43, the tunnel insulating film 24a is formed on the surface of the  $\text{SiO}_x$  layer 27 by performing the plasma oxidizing method. After that, by CVD, sputtering, or PECVD, the amorphous silicon layer 23' having a thickness of tens of nm is formed on the tunnel insulating film 24a and the control insulating film 24b. As shown in Fig. 44, the XeCl excimer laser of 150 to 300  $\text{mJ}/\text{cm}^2$  is irradiated in the range. By the irradiation, the amorphous silicon layer 23' is crystallized, being converted into the polysilicon layer 23 forming the storage region 25 comprised of many particulates 25a. Subsequently, the etching for device isolation is performed.

[0097] Then, as shown in Fig. 45, a mask 29 is formed by a photoresist film or by a  $\text{SiO}_2$  film in regions corresponding to the control electrodes 26 ( $G_m$ , G) on the polysilicon layer 23. By using the mask 29, ion implantation of the Group V atoms such as phosphorus is performed when electrons are used as conduction charges. Ion implantation of the Group III such as boron is performed when holes are used as conduction charges. Consequently, the first impurity regions 23a ( $S_m$ , S) and the second impurity regions 23b ( $D_m$ , D) are formed. Alternatively, in place of the ion implantation, the first impurity regions 23a ( $S_m$ , S) and the second impurity regions 23b ( $D_m$ , D) may be formed by irradiating an ionized gas containing the Group V atoms such as  $\text{PH}_3$  when electrons are used as conduction charges, or by irradiating an ionized gas containing the

ground III atoms such as  $B_2H_6$  when holes are used as conduction charges. After that, the elements are heated by using a furnace or an excimer laser, thereby activating the implanted impurity. Then, necessary wiring is carried out and a protective film (not shown) made of  $Si_3N_4$  or  $SiO_2$  is deposited on the surface of the memory unit by CVD or sputtering.

#### [Ninth Embodiment]

[0098] Referring to Figs. 46 to 51, a method of producing a memory unit having the structure in which the memory device of the first embodiment is stacked on a peripheral circuit fabricated on a semiconductor substrate will be described.

[0099] As illustrated in Fig. 46, the surface of a washed silicon single crystal substrate 31 is selectively oxidized by LOGOS (Local Oxidation of Silicon), a field oxide film 32 for device isolation is formed, and a gate oxide film 33 is formed by thermal oxidation.

[0100] As shown in Fig. 47, by using CVD or sputtering, an control electrode 34 comprised of a polysilicon layer or made of a metal such as Al, W, Cu is formed. Ion implantation is performed by using the control electrode 34 as a mask, thereby forming n-type LDD (Lightly Doped Drain) regions 35a and 35b. Subsequently, gate side walls 34a made of, for example,  $SiO_2$  are formed on the side walls of the control electrode 34, and ion implantation is performed by using the gate side walls 34a and the control electrode 34 as a mask, thereby forming a source region 36a and a drain region 36b of the  $n^{++}$  type.

[0101] As shown in Fig. 48, an interlayer insulating film 37 is formed with  $SiO_2$ ,  $Si(OC_2H_5)_4$  (TEOS), or SOG (Spin On Glass) by using CVD or sputtering. After that, the surface of the interlayer insulating film 37 is planarized by CMP (Chemical and Mechanical Polishing).

[0102] After that, in a manner similar to the above-mentioned method, a memory device is formed. Specifically, as shown in Fig. 49, the tunnel insulating film 14a is formed on the interlayer insulating film 37 and the storage region 15 comprised of many particulates 15a is formed on the tunnel insulating film 14a. As illustrated in Fig. 50, the control insulating film 14b is formed and the control electrode 16 ( $G_m$ ) is formed on the control insulating film 14b. After that, the control insulating film 14b and the tunnel insulating film 14a are etched until the surface of the polysilicon layer 13 by using the control electrode 16 ( $G_m$ ) as a mask and then ion implantation is performed thereby forming the first impurity region 13a ( $S_m$ ) and the second impurity region 13b ( $D_m$ ). After that, necessary wiring is carried out and a protective film (not shown) made of  $Si_3N_4$  or  $SiO_2$  is formed on the surface of the memory unit by CVD or sputtering.

[0103] Subsequently, when wiring is necessary between the memory device and the peripheral circuit,

as illustrated in Fig. 51, a contact hole 38 is opened in the interlayer insulating film 37 by RIE using a mixture gas of  $CH_4$  and  $H_2$  or  $C_2H_6$  and a wiring 39 is formed by using a metal such as Al, Cu, W. After that, by CVD or sputtering, a protective film (not shown) made of  $Si_3N_4$  or  $SiO_2$  is formed on the surface.

[0104] Fig. 52 shows an example in which the memory device of the embodiment are formed in a stacked structure (two-layer structure in this case). To be specific, after a buffer layer 42 made of  $Si_3N_4$ ,  $SiO_2$  is formed on a semiconductor substrate 41, the memory device according to the embodiment is fabricated, and after that, by using CVD or sputtering, an interlayer insulating film 43 is formed by using  $SiO_2$ ,  $Si(OC_2H_5)_4$  (TEOS), or SOG (Spin On Glass). After that, the surface of the interlayer insulating film 43 is planarized by CMP, and while the memory device in the second layer is fabricated, a contact hole 44 is opened in the interlayer insulating film 43, and a wiring 45 is formed by depositing a metal film made of Al, Cu, W, or the like. With such a multilayer structure, a memory unit having a large capacity can be manufactured.

#### [Experiment 1]

[0105] A concrete experiment of the invention will now be described.

[0106] First, as illustrated in Fig. 53A, an  $SiO_2$  film 52 having a thickness of 200 nm was deposited on a glass substrate 51 by PECVD. In place of the  $SiO_2$  film, a  $Si_xN_x$  ( $x = 0$  to  $4/3$ ) film may be formed. As a substrate, besides the glass substrate, a plastic substrate made of, for example, polyether sulfone (PES), polymethyl methacrylate (PMMA), or polyethylene terephthalate (PET), or a silicon wafer, or the like may be used. Subsequently, a Si film 53 having a thickness of 30 nm was deposited on the  $SiO_2$  film 52 by PECVD. The Si film 53 may be in an amorphous state or a microcrystal state.

[0107] On the Si film 53, an  $SiO_x$  ( $x < 2$ ) (silicon nitride) film 54 of a nonstoichiometric composition containing excessive Si was formed by PECVD using an  $SiH_4$  gas, having the flow rate of 20 SCCM, and an  $N_2O$  gas, having the flow rate of 20 SCCM.

[0108] As shown in Fig. 53B, the surface of the glass substrate 51 on which the  $SiO_x$  film 54 was formed was irradiated with a laser beam 15 of 280 mJ/cm<sup>2</sup> having the pulse width of 10 to 50 nsec. As a laser, an excimer laser of KrF (resonant wavelength of 248 nm), ArF (resonant wavelength of 193 nm), XeCl (resonant wavelength of 308 nm) or the like may be used. In this case, the XeCl excimer laser was used.

[0109] By the irradiation of the energy beam, as shown in Fig. 53C, the  $SiO_x$  film 54 was decomposed into  $SiO_2$  and Si of the stoichiometric compositions. That is, more than one particulates 54b of Si was formed in a  $SiO_2$  film 54a. The size of the particulate 54b lay within the range from 1 nm to 1  $\mu$ m.

[0110] Fig. 54 shows the result of an SEM (Scanning

Electron Microscope) photograph after the irradiation of the energy beam and it is visible that white bright dots are scattered in a black region. Further, as a result of examination of the difference between the dark region, which is considered as  $\text{SiO}_2$ , and the light region, which is considered as spread Si by micro AES (Auger Electron Spectroscopy), it was found that Si was concentrated in the light region more than the dark region.

[0111] As mentioned above, the  $\text{SiO}_x$  film 54 containing excessive Si was formed on the Si film 53 deposited on the glass substrate 51. Subsequently, heat treatment was performed by irradiating the  $\text{SiO}_x$  film 54 with the laser beam 55, thereby enabling the storage region comprising many particulates 54b to be formed.

#### [Experiment 2]

[0112] An example of manufacturing a memory device will now be concretely described making reference to Figs. 55A to 56B.

[0113] First, as illustrated in Fig. 55A, a  $\text{SiO}_2$  film 62 having a thickness of 200 nm was formed on a glass substrate 61 by PECVD. Subsequently, a Si film 63 for a memory channel having a thickness of 30 nm was formed on the  $\text{SiO}_2$  film 62. On the Si film 63, an  $\text{SiO}_2$  film 64 having a thickness of 1 nm to 10 nm was formed by PECVD. On the  $\text{SiO}_2$  film 64, a  $\text{SiO}_x$  ( $x < 2$ ) film 65 containing excessive Si was formed by PECVD using the  $\text{SiH}_4$  gas, having the flow rate of 20 SCCM, and the  $\text{N}_2\text{O}$  gas having the flow rate of 20 SCCM.

[0114] As shown in Fig. 55B, the surface of the glass substrate 61 on which the  $\text{SiO}_x$  film 65 was formed was irradiated with an excimer laser beam 66 of 280 mJ/cm<sup>2</sup>. By the irradiation of the laser beam 66, as shown in Fig. 55C, the  $\text{SiO}_x$  film 65 was decomposed into a  $\text{SiO}_2$  film 65a and Si particulates 65b dispersed in the  $\text{SiO}_2$  film 65a. The  $\text{SiO}_2$  film 65a in which the particulates 65b are dispersed becomes a floating gate.

[0115] After forming of the particulates 65b, as illustrated in Fig. 55D, a  $\text{SiO}_2$  film 67 having a thickness of 100 nm was deposited on the  $\text{SiO}_2$  film 65a by PECVD. Subsequently, a control gate 68 made of Ta (tantalum) having a film thickness of 100 nm was formed on the  $\text{SiO}_2$  film 67. More specifically, the tantalum film was formed on the  $\text{SiO}_2$  film 67 by, for example, sputtering, and after that, a photoresist film of a gate pattern was formed on the tantalum film, the tantalum film was etched using the photoresist film as a mask, and the photoresist film was peeled off, thereby forming the control gate 68.

[0116] As illustrated in Fig. 56A, for example, by plasma etching using a mixture gas containing  $\text{CF}_4$  and  $\text{H}_2$ , the  $\text{SiO}_2$  film 67, the  $\text{SiO}_2$  film 65 containing the particulates 65b, and the  $\text{SiO}_2$  film 64 were sequentially selectively etched using the control gate 68 as a mask. Subsequently, an n-type impurity (phosphorus (P)) was introduced into the Si film 63 by plasma doping using plasma of  $\text{PH}_3$  at a low temperature of 90 ° C using the

control gate 68 as a mask. By the operation, a first impurity region 63b and a second impurity region 63c were formed in a self-aligned manner on both sides of a conduction region 63a under the control gate 68. Then the surface of the substrate was irradiated with the excimer laser beam (wavelength 308 nm), thereby activating the impurities in the first impurity region 63b and the second impurity region 63c.

[0117] Subsequently, as shown in Fig. 56B, an  $\text{Si}_3\text{N}_4$  film 69 as a protective film was formed on the surface of the substrate by, for example, PECVD, and after that contact holes for a source, a gate, and a drain are opened in the  $\text{Si}_3\text{N}_4$  film 69, aluminum (Al) was deposited by, for example, sputtering, and then patterning was performed, thereby forming a source electrode 70a, a gate electrode 70b, and a drain electrode 70c.

[0118] By the above method, the non-volatile memory device having the floating gate (storage region) in which Si particulates were contained was fabricated. In the memory device, when a large, positive bias with respect to the conduction region 63a is applied to the gate electrode 70b in a state, where a current is passed between the first and second impurity regions 63b and 63c, electrons tunneled the insulating film are stored in the Si dots 65b and the I-V characteristics are accordingly changed. When a negative bias is applied to the gate electrode 60b, the electrons stored in the Si dots 65b tunnel the insulating film and are released into the conduction region 63a. As a result, the original I-V characteristics are obtained. By forming the Si dots 65b in the gate insulating film as described above, the charges are stored or released and the memory effect can be produced. The structure has the same action as that of what is called a flash memory having a continuous Si floating gate. Since the floating gate are in the state of dots, the ratio of leakage and dissipation of the charges stored in each dot is low, enabling the memory unit to have an excellent holding performance.

[0119] Although the invention has been described by the embodiments, the invention is not limited to the embodiments. For instance, the example in which the invention is applied to the manufacture of the silicon dot memory has been described as the embodiments, as long as the particulates (dots) of silicon are used, the invention can also be applied to manufacture of other various devices. For example, when a silicon substrate is used as a substrate, the invention can be applied to a flash memory having the floating gate.

[0120] Although the case of forming Si dots has been described as the embodiments, dots of other semiconductors may also be formed. For example, Ge (germanium) as another Group IV element, and  $\text{SiFe}_2$  and  $\text{SiGe}$  as Group IV compound semiconductors may also be used. Further, dots made of a Group II-VI compound semiconductor or a Group III-V compound semiconductor, or dots made of a metal (Au, Sb, Sn) may also be formed.

[0121] As examples of forming dots using a Group II-

VI compound semiconductor, an example of forming ZnSe dots by irradiating ZnO to which Se is added (or stacked structure of ZnO/ZnSe/ZnO) with a laser beam, and an example of forming ZnTe dots by using Te (tellurium) in place of Se in the above example may be mentioned. As examples of forming dots by using a Group III-V compound semiconductor, an example of forming GaN dots in  $\text{Si}_3\text{N}_4$  by irradiating  $\text{SiN}_x$  to which Ga is added (or a stacked structure of  $\text{Si}_3\text{N}_4/\text{GaN}/\text{Si}_3\text{N}_4$ ) with a laser beam, and further an example of forming InAs dots in AlGaAs by irradiating a stacked structure of AlGaAs/InAs/AlGaAs with a laser beam may be mentioned.

[0122] As described above, according to the memory device, the method of manufacturing the memory device, or the integrated circuit of the invention, while the storage region comprises a number of dispersed particulates (dots), the surface density of the particulates in the storage region is set to be higher than the surface density of the structural holes (pin holes) produced in the tunnel insulating film or the number of particulates in the storage region is set to five or more. Alternatively, while the conduction region is formed by the polysilicon film having the surface roughness of 0.1 nm to 10 nm, the number of particulates in the storage region is set to be larger than that of crystal grains in the conduction region. Accordingly the tunnel insulating film can be manufactured at a low temperature on the substrate made of glass or plastic. Even when a defect such as a pin hole occurs in the tunnel insulating film and the charges stored in a part of particulates leak, the charges stored in the particulates formed in the region where no defects exist don't leaked. The information can be therefore held for a long time.

[0123] According to the method of manufacturing the semiconductor device of the invention, the heat treatment such as irradiation of an energy beam is performed to the film for forming the storage region of the nonstoichiometric composition containing a semiconductor excessively, so that the storage region having many dispersed particulates can be easily formed also on the substrate made of glass or plastic.

#### Industrial Applicability

[0124] As mentioned above, since the tunnel insulating film can be manufactured at a low temperature on a substrate made of glass or plastic and also information can be held for a long time, the memory device according to the invention is suitable for use in a non-volatile storage device and a data processing apparatus.

#### Claims

##### 1. A memory device comprising:

a conduction region made of a semiconductor;  
a first impurity region provided adjacent to the

conduction region;

a second impurity region provided apart from the first impurity region and adjacent to the conduction region;

a storage region comprised of a plurality of dispersed particulates, for storing charges moved from the conduction region;

a tunnel insulating film provided between the storage region and the conduction region, through which charges can pass;

a control electrode for controlling each of a charge quantity of the storage region and conductivity of the conduction region; and

a control insulating film provided between the control electrode and the storage region, characterized in that the surface density of the particulates in the storage region is higher than the surface density of structural holes (pin holes) occurred in the tunnel insulating film.

2. The memory device according to claim 1, characterized in that each of the conduction region, the first impurity region, and the second impurity region is made of a non-single crystal semiconductor.
3. The memory device according to claim 2, characterized in that each of the conduction region, the first impurity region, and the second impurity region is made of a non-single crystal  $\text{Si}_x\text{Ge}_{1-x}$  ( $0 \leq x \leq 1$ ).
4. The memory device according to claim 3, characterized in that each of the conduction region, the first impurity region, and the second impurity region is made of polysilicon  $\text{Si}_x\text{Ge}_{1-x}$  ( $0 \leq x \leq 1$ ).
5. The memory device according to claim 3, characterized in that each of the conduction region, the first impurity region, and the second impurity region is made of amorphous  $\text{Si}_x\text{Ge}_{1-x}$  ( $0 \leq x \leq 1$ ).
6. The memory device according to claim 1, characterized in that an insulating substrate is provided as a substrate part, and each of the conduction region, the first impurity region, and the second impurity region is provided on one surface of the insulating substrate.
7. The memory device according to claim 1, characterized in that an insulating substrate is provided as a substrate part and the control electrode is provided on one surface of the insulating substrate.
8. The memory device according to claim 6, characterized in that the insulating substrate is made of quartz, glass, or plastic.
9. The memory device according to claim 7, characterized in that an  $\text{SiN}_x$  film, an  $\text{SiO}_2$  film, a stacked

film of  $\text{SiN}_x$  and  $\text{SiO}_2$ , or an  $\text{SiN}_k\text{O}_1$  ( $k, 1 \neq 0$ ) film is formed as a buffer layer between the insulating substrate and each of the conduction region, the first impurity region, and the second impurity region.

10. The memory device according to claim 1, characterized in that the storage region is made by an aggregate of particulates of  $\text{Si}_y\text{Ge}_{1-y}$  ( $0 \leq y \leq 1$ ) or an aggregate of metal particulates.

11. The memory device according to claim 1, characterized in that the control electrode is made of non-polycrystalline Si containing an impurity or of a metal.

12. The memory device according to claim 1, characterized in that the control insulating film is made of  $\text{SiO}_2$ ,  $\text{Si}_3\text{N}_4$ , or  $\text{SiN}_k\text{O}_1$  ( $k, 1 \neq 0$ ).

13. The memory device according to claim 1, characterized in that the thickness of a material of the conduction region is  $0.1 \mu\text{m}$  or smaller.

14. A memory device comprising:

a conduction region made of a semiconductor;  
a first impurity region provided adjacent to the conduction region;  
a second impurity region provided apart from the first impurity region and adjacent to the conduction region;  
a storage region comprised of a plurality of dispersed particulates, for storing charges moved from the conduction region;  
a tunnel insulating film provided between the storage region and the conduction region, through which charges can pass;  
a control electrode for controlling each of a charge quantity of the storage region and conductivity of the conduction region; and  
a control insulating film provided between the control electrode and the storage region, characterized in that the number of the particulates in the storage region is five or more.

15. A memory device comprising:

a conduction region made of a semiconductor;  
a first impurity region provided adjacent to the conduction region;  
a second impurity region provided apart from the first impurity region and adjacent to the conduction region;  
a storage region comprised of a plurality of dispersed particulates, for storing charges moved from the conduction region;  
a tunnel insulating film provided between the storage region and the conduction region,

through which charges can pass;

a control electrode for controlling each of a charge quantity of the storage region and conductivity of the conduction region; and  
a control insulating film provided between the control electrode and the storage region, characterized in that the conduction region is formed by a polysilicon film having a surface roughness of  $0.1 \text{ nm}$  to  $100 \text{ nm}$  and the number of particulates in the storage region is larger than the number of crystal grains in the conduction region.

16. The memory device according to claim 1, characterized in that while information is written by applying a potential, higher than that applied to the first impurity region, to the control electrode, information is erased by applying a potential lower than that applied to the first impurity region, to the control electrode, and information is held by setting the potential of all electrodes, i.e. the control electrode and the electrodes of the first and the second impurity regions, to the same, or by obtaining a floating state.

17. The memory device according to claim 16, characterized in that information is read out by detecting a change in charge quantity in the storage region caused by the writing of the information, on the basis of a change in conductivity of the conduction region or current value with respect to the potential of the control electrode.

18. The memory device according to claim 1, characterized in that information is written by applying a potential, lower than that applied to the first impurity region, to the control electrode, information is erased by applying a potential, higher than that applied to the first impurity region, to the control electrode, and information is held by setting the potential of all electrodes, i.e. the control electrode and the electrodes of the first and the second impurity regions, to the same, or by obtaining a floating state.

19. The memory device according to claim 18, characterized in that information is read out by detecting a change in charge quantity in the storage region caused by the writing of the information, on the basis of a change in conductivity of the conduction region or current value with respect to the potential of the control electrode.

20. An integrated circuit in which a plurality of memory device are integrated,  
characterized in that each of the memory device comprises: a conduction region made of a semiconductor; a source region provided adjacent



to the conduction region; a drain region provided apart from the source region and adjacent to the conduction region; a storage region comprised of a plurality of dispersed particulates, for storing charges moved from the conduction region; a tunnel insulating film provided between the storage region and the conduction region, through which charges can be moved; a control electrode for controlling a charge quantity of the storage region and the conductivity of the conduction region; and a control insulating film provided between the control electrode and the storage region, and has the structure such that the surface density of the particulates in the storage region is higher than that of structural holes (pin holes) occurred in the tunnel insulating film, and while the control electrode of each of the memory device is connected to a word line, and a source-drain path of each memory device is connected between a bit line and a source line.

21. A method of manufacturing a memory device, characterized by comprising:

a step of forming a conduction region by a semiconductor film on a substrate made of an insulating material;

a step of forming a tunnel insulating film on the conduction region;

a step of forming a storage region comprised of a plurality of particulates dispersed on the tunnel insulating film, with the surface density of the particulates being higher than that of structural holes (pin holes) in the tunnel insulating film;

a step of forming a control insulating film on the storage region;

a step of forming a control electrode on the control insulating film; and

a step of forming a first impurity region adjacent to the conduction region and a second impurity region apart from the first impurity region and adjacent to the conduction region.

22. The method of manufacturing a memory device according to claim 21, characterized in that the surface of the conduction region is exposed to an ionized gas containing at least one of an oxygen atom (O) and a nitrogen atom (N), thereby forming the tunnel insulating film.

23. The method of manufacturing a memory device according to claim 22, characterized in that, after formation of the tunnel insulating film, further, the surface of the conduction region is heated.

24. The method of manufacturing a memory device according to claim 23, characterized in that the surface of the conduction region is heated by being

irradiated with an energy beam.

25. The method of manufacturing a memory device according to claim 21, characterized in that the storage region is formed by chemical vapor deposition, sputtering, or evaporation so as to cover the surface of the tunnel insulating film at a coverage factor smaller than 1.

26. The method of manufacturing a memory device according to claim 21, characterized in that a film for forming the storage region of a nonstoichiometric composition, excessively containing a semiconductor element, is formed on the conduction region and, by heating the film for forming the storage region, the tunnel insulating film and the storage region are formed.

27. The method of manufacturing a memory device according to claim 26, characterized in that the film for forming the storage region is heated by being irradiated with an energy beam.

28. A method of manufacturing a memory device, comprising:

a step of forming a conduction region made by a semiconductor film on a substrate made of an insulating material;

a step of forming a tunnel insulating film on the conduction region;

a step of forming a storage region having five or more particulates dispersed on the tunnel insulating film;

a step of forming a control insulating film on the storage region;

a step of forming a control electrode on the control insulating film; and

a step of forming a first impurity region adjacent to the conduction region and a second impurity region apart from the first impurity region and adjacent to the conduction region.

29. A method of manufacturing a memory device, comprising:

a step of forming a conduction region, made by a polysilicon film whose surface roughness is 0.1 nm to 100 nm, on a substrate made of an insulating material;

a step of forming a tunnel insulating film on the conduction region;

a step of forming a storage region having dispersed particulates, the number of which is larger than the number of crystal grains in the conduction region, on the tunnel insulating film;

a step of forming a control insulating film on the storage region;

a step of forming a control electrode on the control insulating film; and

a step of forming a first impurity region adjacent to the conduction region and a second impurity region apart from the first impurity region and adjacent to the conduction region.

30. A method of manufacturing a memory device, comprising:

a step of forming a control electrode on a substrate made of an insulating material;

a step of forming a control insulating film on the control electrode;

a step of forming a storage region comprised of a plurality of dispersed particulates on the control insulating film, with the surface density of the particulates being higher than that of structural holes (pin holes) in the tunnel insulating film;

a step of forming a tunnel insulating film on the storage region;

a step of forming a conduction region made of a semiconductor on the tunnel insulating film; and

a step of forming a first impurity region adjacent to the conduction region and a second impurity region apart from the first impurity region and adjacent to the conduction region.

31. A method of manufacturing a memory device, comprising:

a step of forming a control electrode on a substrate made of an insulating material;

a step of forming a control insulating film on the control electrode;

a step of forming a storage region comprised of five or more dispersed particulates on the control insulating film;

a step of forming a tunnel insulating film on the storage region;

a step of forming a conduction region made of a semiconductor on the tunnel insulating film; and

a step of forming a first impurity region adjacent to the conduction region and a second impurity region apart from the first impurity region and adjacent to the conduction region.

32. A method of manufacturing a memory device, comprising:

a step of forming a control electrode on a substrate made of an insulating material;

a step of forming a control insulating film on the control electrode;

a step of forming a storage region, comprised

of a plurality of dispersed particulates, on the control insulating film;

a step of forming a tunnel insulating film on the storage region;

a step of forming a conduction region made of a semiconductor on the tunnel insulating film; and

a step of forming a first impurity region adjacent to the conduction region and a second impurity region apart from the first impurity region and adjacent to the conduction region, characterized in that the conduction region is formed by a polysilicon film having the surface roughness of 0.1 nm to 100 nm and the number of particulates in the storage region is set to be larger than the number of crystal grains in the conduction region.

33. A method of manufacturing a semiconductor device, comprising:

a step of forming a semiconductor film on a substrate and, after that, forming a film for forming a storage region, of a nonstoichiometric composition excessively containing a semiconductor element, on the semiconductor film; and

a step of forming a storage region by dispersing the particulates of a semiconductor, in the film for forming a storage region, by performing heat treatment.

34. The method of manufacturing a semiconductor device according to claim 33, characterized in that the film for forming a storage region is an oxide film or a nitride film containing excessive semiconductor.

35. The method of manufacturing a semiconductor device according to claim 33, characterized in that the semiconductor is Si, Ge, SiFe<sub>2</sub>, SiGe, a Group II-VI compound semiconductor, or a Group III-V compound semiconductor.

36. The method of manufacturing a semiconductor device according to claim 33, characterized in that heat treatment is performed by irradiating an energy beam.

37. The method of manufacturing a semiconductor device according to claim 36, characterized in that the energy beam is irradiated by an excimer laser.

38. The method of manufacturing a semiconductor device according to claim 33, characterized in that an insulating film is formed between the substrate and the semiconductor film.

## Amended claims under Art. 19.1 PCT

## 1. A memory device comprising:

a conduction region made of a semiconductor; 5  
 a first impurity region provided adjacent to the conduction region;  
 a second impurity region provided apart from the first impurity region and adjacent to the conduction region; 10  
 a storage region comprised of a plurality of dispersed particulates, for storing charges moved from the conduction region;  
 a tunnel insulating film provided between the storage region and the conduction region, through which charges can pass; 15  
 a control electrode for controlling each of a charge quantity of the storage region and conductivity of the conduction region; and  
 a control insulating film provided between the control electrode and the storage region, 20  
 characterized in that the surface density of the particulates in the storage region is higher than the surface density of structural holes (pin holes) occurred in the tunnel insulating film. 25

2. The memory device according to claim 1, characterized in that each of the conduction region, the first impurity region, and the second impurity region is made of a non-single crystal semiconductor. 30

3. The memory device according to claim 2, characterized in that each of the conduction region, the first impurity region, and the second impurity region is made of a non-single crystal  $\text{Si}_x\text{Ge}_{1-x}$  ( $0 \leq x \leq 1$ ). 35

4. The memory device according to claim 3, characterized in that each of the conduction region, the first impurity region, and the second impurity region is made of polysilicon  $\text{Si}_x\text{Ge}_{1-x}$  ( $0 \leq x \leq 1$ ). 40

5. The memory device according to claim 3, characterized in that each of the conduction region, the first impurity region, and the second impurity region is made of amorphous  $\text{Si}_x\text{Ge}_{1-x}$  ( $0 \leq x \leq 1$ ). 45

6. The memory device according to claim 1, characterized in that an insulating substrate is provided as a substrate part, and each of the conduction region, the first impurity region, and the second impurity region is provided on one surface of the insulating substrate. 50

7. The memory device according to claim 1, characterized in that an insulating substrate is provided as a substrate part and the control electrode is provided on one surface of the insulating substrate. 55

8. The memory device according to claim 6, characterized in that the insulating substrate is made of quartz, glass, or plastic.

9. The memory device according to claim 7, characterized in that an  $\text{SiN}_x$  film, an  $\text{SiO}_2$  film, a stacked film of  $\text{SiN}_x$  and  $\text{SiO}_2$ , or an  $\text{SiN}_k\text{O}_1$  ( $k, 1 \neq 0$ ) film is formed as a buffer layer between the insulating substrate and each of the conduction region, the first impurity region, and the second impurity region.

10. The memory device according to claim 1, characterized in that the storage region is made by an aggregate of particulates of  $\text{Si}_y\text{Ge}_{1-y}$  ( $0 \leq y \leq 1$ ) or an aggregate of metal particulates.

11. The memory device according to claim 1, characterized in that the control electrode is made of non-polycrystalline Si containing an impurity or of a metal.

12. The memory device according to claim 1, characterized in that the control insulating film is made of  $\text{SiO}_2$ ,  $\text{Si}_3\text{N}_4$ , or  $\text{SiN}_k\text{O}_1$  ( $k, 1 \neq 0$ ).

13. The memory device according to claim 1, characterized in that the thickness of a material of the conduction region is  $0.1 \mu\text{m}$  or smaller.

## 14. (Amended) A memory device comprising:

a conduction region made of a polycrystalline semiconductor;  
 a first impurity region provided adjacent to the conduction region;  
 a second impurity region provided apart from the first impurity region and adjacent to the conduction region;  
 a storage region comprised of a plurality of dispersed particulates, for storing charges moved from the conduction region;  
 a tunnel insulating film provided between the storage region and the conduction region, through which charges can pass;  
 a control electrode for controlling each of a charge quantity of the storage region and conductivity of the conduction region; and  
 a control insulating film provided between the control electrode and the storage region, characterized in that the number of the particulates in the storage region is five or more.

## 15. A memory device comprising:

a conduction region made of a semiconductor;  
 a first impurity region provided adjacent to the conduction region;  
 a second impurity region provided apart from

the first impurity region and adjacent to the conduction region;

a storage region comprised of a plurality of dispersed particulates, for storing charges moved from the conduction region;

a tunnel insulating film provided between the storage region and the conduction region, through which charges can pass;

a control electrode for controlling each of a charge quantity of the storage region and conductivity of the conduction region; and

a control insulating film provided between the control electrode and the storage region,

characterized in that the conduction region is formed by a polysilicon film having a surface roughness of 0.1 nm to 100 nm and the number of particulates in the storage region is larger than the number of crystal grains in the conduction region.

16. The memory device according to claim 1, characterized in that while information is written by applying a potential, higher than that applied to the first impurity region, to the control electrode, information is erased by applying a potential lower than that applied to the first impurity region, to the control electrode, and information is held by setting the potential of all electrodes, i.e. the control electrode and the electrodes of the first and the second impurity regions, to the same, or by obtaining a floating state.

17. The memory device according to claim 16, characterized in that information is read out by detecting a change in charge quantity in the storage region caused by the writing of the information, on the basis of a change in conductivity of the conduction region or current value with respect to the potential of the control electrode.

18. The memory device according to claim 1, characterized in that information is written by applying a potential, lower than that applied to the first impurity region, to the control electrode, information is erased by applying a potential, higher than that applied to the first impurity region, to the control electrode, and information is held by setting the potential of all electrodes, i.e. the control electrode and the electrodes of the first and the second impurity regions, to the same, or by obtaining a floating state.

19. The memory device according to claim 18, characterized in that information is read out by detecting a change in charge quantity in the storage region caused by the writing of the information, on the basis of a change in conductivity of the conduction region or current value with respect to the

potential of the control electrode.

20. An integrated circuit in which a plurality of memory device are integrated,

characterized in that each of the memory device comprises: a conduction region made of a semiconductor; a source region provided adjacent to the conduction region; a drain region provided apart from the source region and adjacent to the conduction region; a storage region comprised of a plurality of dispersed particulates, for storing charges moved from the conduction region; a tunnel insulating film provided between the storage region and the conduction region, through which charges can be moved; a control electrode for controlling a charge quantity of the storage region and the conductivity of the conduction region; and a control insulating film provided between the control electrode and the storage region, and has the structure such that the surface density of the particulates in the storage region is higher than that of structural holes (pin holes) occurred in the tunnel insulating film, and while the control electrode of each of the memory device is connected to a word line, and a source-drain path of each memory device is connected between a bit line and a source line.

21. A method of manufacturing a memory device, characterized by comprising:

a step of forming a conduction region by a semiconductor film on a substrate made of an insulating material;

a step of forming a tunnel insulating film on the conduction region;

a step of forming a storage region comprised of a plurality of particulates dispersed on the tunnel insulating film, with the surface density of the particulates being higher than that of structural holes (pin holes) in the tunnel insulating film;

a step of forming a control insulating film on the storage region;

a step of forming a control electrode on the control insulating film; and

a step of forming a first impurity region adjacent to the conduction region and a second impurity region apart from the first impurity region and adjacent to the conduction region.

22. The method of manufacturing a memory device according to claim 21, characterized in that the surface of the conduction region is exposed to an ionized gas containing at least one of an oxygen atom (O) and a nitrogen atom (N), thereby forming the tunnel insulating film.

23. The method of manufacturing a memory device

according to claim 22, characterized in that, after formation of the tunnel insulating film, further, the surface of the conduction region is heated.

24. The method of manufacturing a memory device according to claim 23, characterized in that the surface of the conduction region is heated by being irradiated with an energy beam. 5

25. The method of manufacturing a memory device according to claim 21, characterized in that the storage region is formed by chemical vapor deposition, sputtering, or evaporation so as to cover the surface of the tunnel insulating film at a coverage factor smaller than 1. 10 15

26. The method of manufacturing a memory device according to claim 21, characterized in that a film for forming the storage region of a nonstoichiometric composition, excessively containing a semiconductor element, is formed on the conduction region and, by heating the film for forming the storage region, the tunnel insulating film and the storage region are formed. 20 25

27. The method of manufacturing a memory device according to claim 26, characterized in that the film for forming the storage region is heated by being irradiated with an energy beam. 30

28. (Amended) A method of manufacturing a memory device, comprising:

a step of forming a conduction region made by a polycrystalline semiconductor film on a substrate made of an insulating material; 35  
a step of forming a tunnel insulating film on the conduction region;  
a step of forming a storage region having five or more particulates dispersed on the tunnel insulating film; 40  
a step of forming a control insulating film on the storage region;  
a step of forming a control electrode on the control insulating film; and 45  
a step of forming a first impurity region adjacent to the conduction region and a second impurity region apart from the first impurity region and adjacent to the conduction region. 50

29. A method of manufacturing a memory device, comprising:

a step of forming a conduction region, made by a polysilicon film whose surface roughness is 0.1 nm to 100 nm, on a substrate made of an insulating material; 55  
a step of forming a tunnel insulating film on the

conduction region;

a step of forming a storage region having dispersed particulates, the number of which is larger than the number of crystal grains in the conduction region, on the tunnel insulating film;  
a step of forming a control insulating film on the storage region;  
a step of forming a control electrode on the control insulating film; and  
a step of forming a first impurity region adjacent to the conduction region and a second impurity region apart from the first impurity region and adjacent to the conduction region.

30. A method of manufacturing a memory device, comprising:

a step of forming a control electrode on a substrate made of an insulating material;  
a step of forming a control insulating film on the control electrode;  
a step of forming a storage region comprised of a plurality of dispersed particulates on the control insulating film, with the surface density of the particulates being higher than that of structural holes (pin holes) in the tunnel insulating film;  
a step of forming a tunnel insulating film on the storage region;  
a step of forming a conduction region made of a semiconductor on the tunnel insulating film; and  
a step of forming a first impurity region adjacent to the conduction region and a second impurity region apart from the first impurity region and adjacent to the conduction region.

31. (Amended) A method of manufacturing a memory device, comprising:

a step of forming a control electrode on a substrate made of an insulating material;  
a step of forming a control insulating film on the control electrode;  
a step of forming a storage region comprised of five or more dispersed particulates on the control insulating film;  
a step of forming a tunnel insulating film on the storage region;  
a step of forming a conduction region made of a polycrystalline semiconductor on the tunnel insulating film; and  
a step of forming a first impurity region adjacent to the conduction region and a second impurity region apart from the first impurity region and adjacent to the conduction region.

32. A method of manufacturing a memory device,

comprising:

a step of forming a control electrode on a substrate made of an insulating material;  
 a step of forming a control insulating film on the control electrode;  
 a step of forming a storage region, comprised of a plurality of dispersed particulates, on the control insulating film;  
 a step of forming a tunnel insulating film on the storage region;  
 a step of forming a conduction region made of a semiconductor on the tunnel insulating film; and  
 a step of forming a first impurity region adjacent to the conduction region and a second impurity region apart from the first impurity region and adjacent to the conduction region, characterized in that the conduction region is formed by a polysilicon film having the surface roughness of 0.1 nm to 100 nm and the number of particulates in the storage region is set to be larger than the number of crystal grains in the conduction region.

33. A method of manufacturing a semiconductor device, comprising:

a step of forming a semiconductor film on a substrate and, after that, forming a film for forming a storage region, of a nonstoichiometric composition excessively containing a semiconductor element, on the semiconductor film; and  
 a step of forming a storage region by dispersing the particulates of a semiconductor, in the film for forming a storage region, by performing heat treatment.

34. The method of manufacturing a semiconductor device according to claim 33, characterized in that the film for forming a storage region is an oxide film or a nitride film containing excessive semiconductor.

35. The method of manufacturing a semiconductor device according to claim 33, characterized in that the semiconductor is Si, Ge, SiFe<sub>2</sub>, SiGe, a Group II-VI compound semiconductor, or a Group III-V compound semiconductor.

36. The method of manufacturing a semiconductor device according to claim 33, characterized in that heat treatment is performed by irradiating an energy beam.

37. The method of manufacturing a semiconductor device according to claim 36, characterized in that

the energy beam is irradiated by an excimer laser.

38. The method of manufacturing a semiconductor device according to claim 33, characterized in that an insulating film is formed between the substrate and the semiconductor film.




FIG.1




FIG.2




FIG.3




FIG.4






FIG. 5




FIG. 6A




FIG. 6B




FIG. 7A




FIG. 7B




FIG. 8A






FIG. 8B



**FIG.9A**



**FIG.9B**






FIG.10A



**FIG.10B**



**FIG.11A**



**FIG.11 B**




FIG. 12A




FIG. 12B




FIG. 13A




FIG. 13B




FIG. 14A




FIG. 14B




FIG.15




FIG. 16A




FIG. 16B




FIG. 17A




FIG. 17B




FIG. 18A




FIG. 18B




FIG. 19A




FIG. 19B




FIG. 20A




FIG. 20B




FIG. 21A




FIG. 21B




FIG. 22A




FIG. 22B




FIG. 23A




FIG. 23B




FIG.24A





FIG.24B



**FIG.25A**




FIG.25B






FIG. 26




FIG. 27




FIG.28




FIG.29




FIG.30




FIG.31




FIG.32




FIG.33




FIG.34



FIG.35




FIG.36




FIG.37




FIG.38




FIG.39




FIG. 40




FIG. 41




FIG. 42




FIG. 43




FIG. 44




FIG. 45






FIG. 46




FIG. 47




FIG. 48




FIG. 49




FIG. 50




FIG. 51




FIG. 52














FIG.54





## INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP99/00313

## A. CLASSIFICATION OF SUBJECT MATTER

Int.Cl.<sup>1</sup> H01L27/115, H01L21/8247, H01L27/10, H01L29/788, H01L29/792

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

Int.Cl.<sup>1</sup> H01L27/115, H01L21/8247, H01L27/10, H01L29/788, H01L29/792

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Jitsuyo Shinan Koho 1926-1996 Toroku Jitsuyo Shinan Koho 1994-1999  
 Kokai Jitsuyo Shinan Koho 1971-1999 Jitsuyo Shinan Toroku Koho 1996-1999

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	JP, 9-260611, A (Toshiba Corp.),	14
Y	3 October, 1997 (03. 10. 97), Column 1, line 44 to column 2, line 46 ; Fig. 3 (Family: none)	28, 31
X	JP, 57-26469, A (TDK Electronics Co., Ltd., et al.),	14
Y	12 February, 1982 (12. 02. 82), Page 2, lower left column, line 7 to page 3, lower right column, line 16 ; Figs. 1, 2 & DE, 2152225, A & US, 3878549, A	28, 31
Y	JP, 61-46058, A (Hitachi, Ltd.),	28, 33, 34, 35, 38
	6 March, 1986 (06. 03. 86), Page 3, upper right column, line 17 to page 4, lower right column, line 6 ; Fig. 4 (Family: none)	
Y	JP, 4-25181, A (Casio Computer Co., Ltd.),	31
	28 January, 1992 (28. 01. 92), Page 5, upper left column, line 12 to page 6, upper left column, line 15 ; Fig. 1 (Family: none)	

☒ Further documents are listed in the continuation of Box C. ☐ See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reasons (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"Z" document member of the same patent family

Date of the actual completion of the international search  
15 April, 1999 (15. 04. 99)Date of mailing of the international search report  
27 April, 1999 (27. 04. 99)Name and mailing address of the ISA/  
Japanese Patent Office

Authorized officer

Facsimile No.

Telephone No.



## INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP99/00313

## C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	JP, 5-211339, A (Casio Computer Co., Ltd.), 20 August, 1993 (20. 08. 93), Column 3, line 14 to column 4, line 37 ; Fig. 1 (Family: none)	31
Y	JP, 62-23173, A (NEC Corp.), 31 January, 1987 (31. 01. 87), Page 3, upper right column, lines 5 to 18 ; Fig. 1 (Family: none)	33, 34, 35, 38
PX	JP, 10-65024, A (Toshiba Corp.), 6 March, 1998 (06. 03. 98), Column 6, line 46 to column 11, line 15 ; Figs. 1, 5, 7 (Family: none)	14, 28
PX	JP, 10-112440, A (Siemens AG.), 28 April, 1998 (28. 04. 98), Column 4, line 27 to column 6, line 3 ; Figs. 4 to 6 & DE, 19632834, A & EP, 825638, A	14, 28

Form PCT/ISA/210 (continuation of second sheet) (July 1992)